


121

151

154



Top Level Floorplan

FIGURE 2




FIGURE 3




FIGURE 1




FIGURE 4




FIGURE 5

1 2 3 4 5 6 7 8 9 0




FIGURE 6

00000000000000000000000000000000




FIGURE 7

FIGURE 8




FIGURE 9




FIGURE 10





FIGURE 11






FIGURE 12

32




Figure 13A

8Kx32

16




Figure 13B

16Kx16

8




Figure 13C

32Kx8




Figure 14

1500





Figure 15

1600




FIGURE 16

1700




Figure 17

DEPARTMENT OF COMPUTER SCIENCE

1800

1875
PORT A

1880
ARBITER

1885
PORT B




Figure 18

FIGURE 19




FIGURE 19

FIGURE 20 - TIMING CHART




Figure 20

EDC7410 - 922 Trace #1




Figure 21




Figure 22

Port A: 2300 - 2320

2300

2310

Port B
TRANSFER ACTION

2320

ARBITER




Figure 23




FIGURE 24

2500

Dual Port SRAM
AND ASSOCIATED CIRCUITRY




FIGURE 25